FocsleFocsle
OM

RTMPose-Edge

9%
by OpenMMLab

Real-time multi-person pose. Competes head-to-head with MoveNet on edge silicon.

PoseApache-2.0INT8FP16posemulti-person
112K downloads 6.9K deploymentsUpdated Mar 10, 2028
Headline:4.8ms · Hailo-8 · INT8

Cross-chip benchmark matrix

Every supported chip, in matched-pair runs from the Fo’c’sle HIL lab. Sortable by any column — click a header. Cells where the chip can’t run this model show Not supported.

Chip platformQuantLatency p50(ms)Latency p95(ms)ThroughputAcc. retention(%)Power(W)Memory(MB)Tested by
Q
Snapdragon 8 Gen 3 NPU
45 TOPS · SoC
INT88.6510.7116 FPS98.46.916Fo’c’sle HIL
N
NVIDIA Jetson Orin Nano
40 TOPS · SoM
INT89.9513.2100 FPS98.914.216Fo’c’sle HIL
Q
Qualcomm QCS8550
48 TOPS · SoC
INT810.012.9100 FPS97.812.416Community
H
Hailo-10H
40 TOPS · M.2
INT810.712.994 FPS97.83.116Community
A
Ambarella CV72
32 TOPS · SoC
INT812.916.278 FPS98.35.416Fo’c’sle HIL
H
Hailo-8
26 TOPS · M.2
INT815.718.564 FPS97.62.116Fo’c’sle HIL
π
Raspberry Pi 5 + Hailo HAT
26 TOPS · HAT
In progress
Q
Qualcomm QCS6490
12 TOPS · SoC
Not supported
N
NVIDIA Jetson AGX Orin
275 TOPS · Module
Not supported
N
NVIDIA Jetson Thor
2070 TOPS · Module
Not supported
A
Ambarella CV5
16 TOPS · SoC
Not supported
M
MediaTek Genio 700
4 TOPS · SoC
Not supported
G
Google Coral Edge TPU
4 TOPS · USB
Not supported
I
Intel Movidius Myriad X
4 TOPS · SoC
Not supported
A
AMD Versal AI Edge VE2302
22 TOPS · SoC
Not supported
Apple Neural Engine (M4)
38 TOPS · SoC
Not supported
R
Rockchip RK3588
6 TOPS · SoC
Not supported
Leader per columnCOCO Keypoints val · 640×480 · multi-person

HIL conditions

All numbers measured on Fo’c’sle HIL rigs in Tel Aviv (primary), Munich (secondary), and Pittsburgh (robotics). Single-stream, batch-1, real preprocessing, real downstream consumer. p50/p95 are over 10,000-frame steady-state windows after a 30-second warm-up. Power draw is package power, not wall power. Memory footprint is the resident model + activations footprint at peak — not on-disk.

Submitted publisher numbers are accepted only if they reproduce within ±8% of an HIL-lab matched run on the same chip in the same input mode. Otherwise they live separately under the Discussion tab.